

DFM analysis report_JLCDFM




File name: STEI_Bstat_v1.2

Report generated at: 2026-05-25 15:51:30

PCB layers: 2

PCB size: 4.5x6cm

Analyze project: ☒ PCB DFM ☐ SMT DFM



PCB DFM>Routing layer analysis

Analyze project	Analysis results	PCB screenshot	Layer distribution	Statistics
Sharp trace corner (Check for sharp corners in traces)	No	No	No	Danger: 0 Warning: 0 Good: 0
BGA pad (Check BGA pads on the board)	No	No	No	Danger: 0 Warning: 0 Good: 0
Via placed within a pad (Check if there is a via placed within a pad)	No	No	No	Danger: 0 Warning: 0 Good: 0
Trace to board edge (Detect traces too close to the board edge)	No	No	No	Danger: 0 Warning: 0 Good: 0
Trace spacing (Measure spacing between adjacent parallel traces)	0.2mm Good		STEI_Bstat_v1.2-F_Cu.gtl	Danger: 0 Warning: 0 Good: 1
Unconnected trace end (Free-standing trace ends not connected to pads)	No	No	No	Danger: 0 Warning: 0 Good: 0
Trace width (Trace width information)	0.2mm Good		STEI_Bstat_v1.2-F_Cu.gtl STEI_Bstat_v1.2-B_Cu.gbl	Danger: 0 Warning: 0 Good: 56
Fiducial (Detect fiducial marks on the board)	No	No	No	Danger: 0 Warning: 0 Good: 0
Pad to board edge (Measure distance of pads from the board edge)	No	No	No	Danger: 0 Warning: 0 Good: 0
Pad spacing (Measure pad to pad spacing)	0.25mm Good		STEI_Bstat_v1.2-F_Cu.gtl	Danger: 0 Warning: 0 Good: 50
Plated through-hole to trace clearance (Measure clearance of plated through-holes to traces)	0.35mm Good		STEI_Bstat_v1.2-F_Cu.gtl	Danger: 0 Warning: 0 Good: 3
Annular ring (Annular ring width of pads compared to holes)	0.15mm Warning		STEI_Bstat_v1.2-F_Cu.gtl STEI_Bstat_v1.2-B_Cu.gbl	Danger: 0 Warning: 52 Good: 0
tht to smd (Detect clearance of vias to pads)	2.08mm Warning		STEI_Bstat_v1.2-F_Cu.gtl	Danger: 0 Warning: 20 Good: 30
Via to pad (Detect clearance of vias to pads)	No	No	No	Danger: 0 Warning: 0 Good: 0

PCB DFM>Soldermask layer analysis

Analyze project	Analysis results	PCB screenshot	Layer distribution	Statistics
Soldermask bridge (Detect distance between parallel soldermask opening edges)	No	No	No	Danger: 0 Warning: 0 Good: 0
Solder mask opening exposing trace (Detect clearance of solder mask openings to nearby traces)	0.18mm Good		STEI_Bstat_v1.2-F_Mask.gts	Danger: 0 Warning: 0 Good: 2
Soldermask opening with multiple segments (Check if solder mask openings are constructed from multiple geometric shapes)	null Warning		STEI_Bstat_v1.2-F_Mask.gts	Danger: 0 Warning: 14 Good: 0
Negative soldermask expansion (Detect solder mask openings smaller than their corresponding pads)	No	No	No	Danger: 0 Warning: 0 Good: 0

PCB DFM>Silkscreen layer analysis

Analyze project	Analysis results	PCB screenshot	Layer distribution	Statistics
Silkscreen to pad (Detect clearance of silkscreen to pads)	0.2mm Good		STEI_Bstat_v1.2-F_Silkscreen.gto	Danger: 0 Warning: 0 Good: 50
Silkscreen to hole (Detect clearance of silkscreen to holes)	0.22mm Good		STEI_Bstat_v1.2-F_Silkscreen.gto	Danger: 0 Warning: 0 Good: 2
Silkscreen line width (Check silkscreen line width)	0.12mm Warning		STEI_Bstat_v1.2-F_Silkscreen.gto	Danger: 0 Warning: 50 Good: 0

PCB DFM>Drill layer analysis

Analyze project	Analysis results	PCB screenshot	Layer distribution	Statistics
Unconnected via (Detect isolated unconnected vias)	No	No	No	Danger: 0 Warning: 0 Good: 0
Missing plated through-hole (Detect top and bottom pads at the same location without plated through-holes)	No	No	No	Danger: 0 Warning: 0 Good: 0
Unconnected via (Detect isolated unconnected vias)	No	No	No	Danger: 0 Warning: 0 Good: 0
Plated through-hole spacing (Measure spacing between plated through-holes)	No	No	No	Danger: 0 Warning: 0 Good: 0
Short slot detection (Detect slots shorter than twice their width)	No	No	No	Danger: 0 Warning: 0 Good: 0
Slot width check (Measure slot width)	No	No	No	Danger: 0 Warning: 0 Good: 0
Via to PTH spacing (Measure spacing of vias to plated through-holes)	No	No	No	Danger: 0 Warning: 0 Good: 0
Unconnected via (Detect isolated unconnected vias)	No	No	No	Danger: 0 Warning: 0 Good: 0